# CSE502: Foundations of Parallel Programming 

## Lecture 03: Introduction to Parallel Architectures and Programming Models

Vivek Kumar

Computer Science and Engineering
IIIT Delhi
vivekk@iiitd.ac.in

## Last Class

- Shared memory parallel programming using Pthreads
- Pthread creation and joining


```
#include <inttypes.h>
#include <pthread.h>
#include <stdio.h>
#include <stdlib.h>
uint64_t fib(uint64_t n) {
    if (n< 2) {
        return n;
    } else {
        uint64_t x = fib(n-1);
        uint64_t y = fib(n-2);
        return (x + y);
    }
}
typedef struct {
    uint64_t input;
    uint64_t output;
} thread_args;
void *thread_func(void *ptr) {
    uint64_t i=
        ((thread_args *) ptr)->input;
    ((thread_args *) ptr)->output = fib(i);
    return NULL;
}
```

```
int main(int argc, char *argv[]) {
    pthread_t thread;
    thread_args args;
    int status;
    uint64_t result;
    if (argc < 2) { return 1; }
    uint64_t n = strtoul(argv[1], NULL, 0);
    if (n< <30) {
        result = fib(n);
    } else {
        args.input = n-1;
        status = pthread_create(&thread,
                                    NULL,
                                    thread_func,
                                    (void*) &args);
        // main can continue executing
        if (status != NULL) { return 1; }
        result = fib(n-2);
        // wait for the thread to terminate.
        status = pthread_join(thread, NULL);
        if (status != NULL) { return 1; }
        result += args.output;
    }
    printf("Fibonacci of %" PRIu64 " is %" PRIu64 ".\n",
        n, result);
    return 0;
}
```

- Critical sections and mutual exclusion
- Conditional wait


## Today’s Class

- Parallel Programming $\Delta$-Why?
- How?


## Andy and Bill's Law

## "What Andy giveth, Bill taketh away"

## "The Free Lunch is Now Over!"

Herb Sutter, Dr. Dobb's Journal, March 2005

## Motivations for Parallel Programming

- Technology push
- Application push


## Technology Push

- How I did computing during my undergraduate studies (early 2000s)



## Technology Push

## - How you do computing today



## Technology Push

- The rise of multicore processors

Deca/10-Core CPU Architecture


MediaTek helio X20 processors for mobiles

## Intel Sapphire Rapids (2023)

|  | Intel ${ }^{\circ}$ Xeon ${ }^{\ominus}$ Platinum 8490H Processor <br> (112.5M Cache, 1.90 GHz) | Launched | Q1'23 | 60 | 3.50 GHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Intel ${ }^{\bullet}$ Xeon ${ }^{\oplus}$ Platinum 8480+ Processor (105M Cache, 2.00 GHz) | Launched | Q1'23 | 56 | 3.80 GHz |
|  | Intel ${ }^{\bullet}$ Xeon ${ }^{\circledR}$ Platinum 8471N Processor (97.5M Cache, 1.80 GHz) | Launched | Q1'23 | 52 | 3.60 GHz |
|  | Intel ${ }^{\bullet}$ Xeon ${ }^{\circledR}$ Platinum 8470Q Processor <br> (1ñM rarho 210 frbal | Launched | Q1'23 | 52 | 3.80 GHz |

Mix of high and low priority cores having different set of core frequencies

## Motivation for Parallel Programming Application Push

- Computing and science
"Computational modeling and simulation are among the most significant developments in the practice of scientific inquiry in the 20th century. Within the last two decades, scientific computing has become an important contributor to all scientific disciplines.
It is particularly important for the solution of research problems that are insoluble by traditional scientific theoretical and experimental approaches, hazardous to study in the laboratory, or time consuming or expensive to solve by traditional means"
> - "Scientific Discovery through Advanced Computing" DOE Office of Science, 2000


## Motivation for Parallel Programming Application Push



Rush Hour Traffic


Auto Assembly


Planetary Movments


Climate Change


Plate Tectonics
Weather


## Motivation for Parallel Programming Application Push

- Complex problems require computation on large-scale data
- Sufficient performance available only through massive parallelism


## Why the Hell do We Need Multicores ??

## Moore' Law and Dennard Scaling

- Moore's law (1965)
- Gordon Moore (co-founder of Intel) predicted that the CPU transistor count would double roughly every 2 years
- Area of transistor halves every 2 years
- Smaller transistors can switch at higher speed, hence increased single core performance
- Dennard scaling (1974)
- Power required to flip a transistor scales with its area
- Transistor speed scales inversely with its size
- Implies that power for a fixed chip area remains almost constant as transistors grow smaller


## Recent Technology Trend



- MOORE'S LAW HITS A SPEED BUMP !!
- CPU speed growth has stopped
- Nowadays (post Dennard scaling) -> Power is proportional to (Frequency) ${ }^{3}$


## Power and Heat Stall Clock Frequency

## New York Times

May 17, 2004 ... Intel, the world's largest chip maker, publicly acknowledged that it had hit a "thermal wall" on its microprocessor line. As a result, the company is changing its product strategy and disbanding one of its most advanced design groups....

Now, Intel is embarked on a course already adopted by some of its major rivals: obtaining more computing power by stamping multiple processors on a single chip rather than straining to increase the speed of a single processor ... Intel's decision to change course and embrace a "dual core" processor structure shows the challenge of overcoming the effects of heat generated by the constant on-off movement of tiny switches in modern computers ... some analysts and former Intel designers said that Intel was coming to terms with escalating heat problems so severe they threatened to cause its chips to fracture at extreme temperatures...

## But, how severe was this heating issue...?

## Power Density



Source: Patrick Gelsinger, Intel Developer's Forum, Intel Corporation, 2004.

## Technology Trend



## Multicores Saves Power

- Nowadays (post Dennard Scaling)
- Power ~ (Capacitance) * (Voltage) ${ }^{2}$ (Frequency) and maximum Frequency is capped by Voltage
- Power is proportional to (Frequency) ${ }^{3}$
- Baseline example: single 1 GHz core with power P
- Option A: Increase clock frequency to 2 GHz
- Power = 8P
- Option B: Use 2 cores at 1 GHz each
- Power = 2P
- Option B delivers same performance as Option A with $4 x$ less power ... provided software can be decomposed to run in parallel !!


## A Real World Example

- Fermi vs. Kepler GPU chips from NVIDIA's GeForce 600 Series
- Source: http://www.theregister.co.uk/2012/05/15/nvidia kepler tesla gpu revealed/

|  | Fermi chip <br> (released 2010) | Kepler chip <br> (released 2012) |
| :---: | :---: | :---: |
| Number of Cores | 512 | 1536 |
| Clock Frequency | 1.3 GHz | 1.0 GHz |
| Power | 250 Watts | 195 Watts |

## Parallelism Within A Core?

- Instruction-level parallelism (Free Parallelism)


Naïve approach (inefficient)


## Parallel Hardware in the Large

## Flynn's Classification of Parallel Computer (1/2)



Single Instruction Single Data


Single Instruction Multiple Data


P1

| prev instruct |
| :---: |
| load $A(2)$ |
| load $\mathrm{B}(2)$ |
| $\mathrm{C}(2)=\mathrm{A}(2)^{\star} \mathrm{B}(2)$ |
| store $\mathrm{C}(2)$ |
| next instruct |
| $\mathbf{P 2}$ |


| prev instruct |
| :---: |
| $\operatorname{load} A(n)$ |
| $\operatorname{load} B(n)$ |
| $C(n)=A(n)^{*} B(n)$ |
| store $C(n)$ |
| next instruct |
| Pn |

## Flynn's Classification of Parallel Computer (2/2)



Multiple Instruction Single Data


Multiple Instruction Multiple Data

| prev instruct |
| :---: |
| load $\mathrm{A}(1)$ |
| $\mathrm{C}(1)=\mathrm{A}(1)^{* 1}$ |
| store $\mathrm{C}(1)$ |
| next instruct |

P1

| prev instruct |
| :---: |
| load $\mathrm{A}(1)$ |
| load $\mathrm{B}(1)$ |
| $\mathrm{C}(1)=\mathrm{A}(1)^{*} \mathrm{~B}(1)$ |
| store $\mathrm{C}(1)$ |
| next instruct |
| $\mathbf{P 1}$ |


| prev instruct |
| :---: |
| load $A(1)$ |
| delta=A(1)*4 |
| prev instruct |
| B(i)=psi+8 |
| next instruct $A(1)$ |
| P2 |
| mat(n)=A(1) |
| write(mat(n)) |
| next instruct |


| prev instruct | prev instruct |
| :---: | :---: |
| call funcD | do $10 \mathrm{i}=1, \mathrm{~N}$ |
| $\mathrm{x}=\mathrm{y}^{*} \mathrm{z}$ | alpha=w**3 |
| sum=x*2 | zeta=C(i) |
| call sub1(i,j) | 10 continue |
| next instruct | next instruct |
| $\mathbf{P 2}$ |  |

## Abstract Multicore Architecture



## Cores per Socket (TOP 500 Systems)



## Cori Supercomputer at NERSC (2016)



Intel Xeon Phi Processor 7250-68 cores

## "Summit" Supercomputer at ORNL (2018)

## Compute Rack

18 Compute Servers
Warm water ( $70^{\circ} \mathrm{F}$ direct-cooled components)
RDHX for air-cooled components
$2 \times$ POWER9
$6 \times$ NVIDIA GV100
NVMe-compatible PCle 1600 GB SSD

## Components

 IBM POWER9- 22 Cores
- 4 Threads/core
- NVLink

$25 \mathrm{~GB} / \mathrm{s}$ EDR IB- (2 ports) 512 GB DRAM- (DDR4) 96 GB HBM- (3D Stacked) Coherent Shared Memory

39.7 TB Memory/rack 55 KW max power/rack

Compute System
10.2 PB Total Memory

256 compute racks 4,608 compute nodes
Mellanox EDR IB fabric
200 PFLOPS
~13 MW


## GPFS File System

 250 PB storage$2.5 \mathrm{~TB} / \mathrm{s}$ read, $2.5 \mathrm{~TB} / \mathrm{s}$ write


NVIDIA GV100
. 7 TF

- 16 GB @ 0.9 TB/s
- NVLink



## Upcoming Exascale Systems (2023)



## Performance of a Computer for Scientific Calculations

## Hit or Flop

## Movie Hits

Computer FLOPS


## Floating Point Operations per Second (FLOPS)

- Measure of computer performance in scientific computing
- FLOPS $=($ Total Cores $) \times($ Clock $) \times($ FLOPS per cycle)


## Total FLOPS for NERCS's "Cori"



- Total DP FLOPS per cycle $=32$
- Clock speed $=1.4 \mathrm{GHz}$
- Total cores per node (processor) = 68
- Total nodes = 9304
- Total FLOPS = ? ?


## FLOPS is Just Theoretical Peak..



## FLOPS is Just Theoretical Peak

- Computation is just part of picture
- Memory latency and bandwidth
- CPU rates have increased $4 x$ as fast as memory over last decade
- Bridge speed gap using memory hierarchy

- Multicore exacerbates demand
- Inter-processor communication
- Input/Output


## Lets do an Analysis

- Single core processor, clock cycle $=1 \mathrm{GHz}$
- FLOPS per cycle = 4
- No caches
- Peak performance $=4$ GFLOPS ??

DRAM access latency $=100 \mathrm{~ns}$
(=100 cycles, i.e. 10 MHz )

## Caching Hierarchy



- Another analogy
- Normalizing with L1 latency, and assuming one seconds is equal to 4 cycles
- L1 = one second
- $\mathrm{L} 2=7.5$ seconds
- Main memory $=2.5$ minutes
- Hard drive = in several days!


## Today’s Class

- Parallel Programming
- Why ?
- How ?


## Parallel Programming Models

- Automatic parallelization
- Shared memory parallel programming
- Distributed memory parallel programming
- using MPI
- using PGAS model
- Hybrid


## Automatic Parallelization

- No source code modification is required by programmer
- A sequential program automatically parallelized by compiler


Executable on multiple CPUs, but may not be very efficient

## Shared Memory Programming using OpenMP

- Slight source code modification required
- Executable generated by OpenMP capable compiler
- May be much efficient than automatic parallelization
- Generated code controls multiple CPUs



## Message Passing Interface (MPI)



## Hybrid Parallel Programming Model

- A parallel program made by the hybrid approach runs on multiple threads on multiple processes
- E.g., OpenMP + MPI



## Next Class

- Decomposition of sequential program into parallel program


## Reading Materials

- Introduction to parallel programming (LLNL)
- https://computing.Ilnl.gov/tutorials/parallel com p/
- Free lunch is over : A fundamental turn toward concurrency in software
- http://www.gotw.ca/publications/concurrencyddj.htm


## Acknowledgements

- Several of the slides used in this course are borrowed from the following online course materials:
- Course COMP322, Prof. Vivek Sarkar, Rice University
- Course COMP 422, Prof. John Mellor-Crummey, Rice University
- Course CSE539S, Prof. I-Ting Angelina Lee, Washington University in St. Louis
- Contents are also borrowed from following sources:
- Introduction to Programming by Grama et. al. $2^{\text {nd }}$ edision
- http://www.nersc.gov/users/computational-systems/cori/configuration/
- https://computing.IInl.gov/tutorials/parallel_comp/
- http://www.nersc.gov/about/
- https://images.google.com/
- https://cs.stanford.edu/people/eroberts/courses/soco/projects/200001/risc/pipelining/index.html
- http://www.anandtech.com/show/9227/mediatek-helio-x20
- "Introduction to Parallel Computing" by Ananth Grama, Anshul Gupta, George Karypis, and Vipin Kumar. Addison Wesley, 2003

