## **CSE502: Foundations of Parallel Programming**

# Lecture 10: Loop-level Parallelism, False Sharing

Vivek Kumar

Computer Science and Engineering IIIT Delhi vivekk@iiitd.ac.in

# Last Class

- Types of work-stealing
- Work-stealing overheads



start\_finish();
push\_task\_to\_runtime(Line\_3);
S1;
if(Line\_3\_stolen) return;
push\_task\_to\_runtime(Line\_5);
S2;
if(Line\_5\_stolen) return;
S3;
end finish();

start\_finish();
push\_task\_to\_runtime(S1);
push\_task\_to\_runtime(S2);
S3;
end\_finish();

# Today's Class

- Loop level parallelism
- False sharing

Observations on finish-for-async Version of Parallel Matrix Multiplication

- finish and async are general constructs, and are not specific to loops
- Loops in sequential version of matrix multiplication are "perfectly nested"
  - e.g., no intervening statement between "for(i = ...)"
    and "for(j = ...)"
- The ordering of loops nested between finish and async is arbitrary
  - They are parallel loops and their iterations can be executed in any order

Source:

https://wiki.rice.edu/confluence/download/attachments/24426821/comp322-s16-lec11-slides-v1.key.pdf?version=1&modificationDate=1483206144935&api=v2

# Loop Level Parallelism

```
void foo() {
  for (uint64_t i=0; i<SIZE; i++) {
    S(i); // can execute in parallel for all i
  }
}</pre>
```

- Case-1: S(i) is doing the same amount of computation in each iteration
  - Static decomposition is applied and each worker receives equal sized chunk of the for-loop
    - Pros:
      - Perfect load balancing
        - » total tasks = total workers (assuming SIZE%num\_workers==0)
    - Cons
      - Programmer has to modify the sequential code for avoiding tasking overheads and for achieving perfect load balancing
        - » Hampers productivity as no serial elision

# Loop Level Parallelism

```
void foo() {
  for (uint64_t i=0; i<SIZE; i++) {
    S(i); // can execute in parallel for all i
  }
}</pre>
```

- Case-2: S(i) is NOT doing the same amount of computation in each iteration
  - Static decomposition still possible but the programmer has to divide total iterations into "small chunks" (tiling)
    - Pros:
      - Perfect load balancing is still possible if total\_chunks >> total\_workers
    - Cons
      - Programmer has to modify the sequential code for avoiding tasking overheads and for achieving perfect load balancing
        - » Hampers productivity as no serial elision
      - If S(i) does not create any async then there is a single producer producing large number of tasks and there are multiple consumer
        - » How does it affects work-first and help-first scheduling ?

# "forasync" – Construct for Harnessing Loop Level Parallelism in HClib

```
void foo() {
    loop_domain_t loop = {0, SIZE, 1, tile_size};
    finish([&]() {
        forasync1D (&loop, [=](int i) {
            S(i); // can execute in parallel for all i
        }, FORASYNC_MODE_RECURSIVE);
    });
}
```

- loop\_domain\_t loop = {lowBound, highBound, loopStride, tileSize};
- forasync1D(loop\_domain\_t\* loop, lambda\_function, mode);
- loop\_domain\_t loop[2] = { {lowBound0, highBound0, loopStride0, tileSize0}, {...} };
- forasync2D(loop\_domain\_t\* loop, lambda\_function, mode);
- loop\_domain\_t loop[3] = { {lowBound0, highBound0, loopStride0, tileSize0}, {...}, {...} };
- forasync3d(loop\_domain\_t\* loop, lambda\_function, mode);
- mode
  - FORASYNC\_MODE\_RECURSIVE: recursively partition total iteration space until "tileSize" is reached
  - FORASYNC\_MODE\_FLAT: chunk iterations into blocks of length "tileSize"

# FORASYNC\_MODE\_FLAT





Source: http://classes.engineering.wustl.edu/cse539/web/lectures/lec02\_parallelism.pdf

# FORASYNC\_MODE\_RECURSIVE (Divide-and-Conquer)



Modification of source: http://classes.engineering.wustl.edu/cse539/web/lectures/lec02\_parallelism.pdf

# Question



- In a possible scenario, HClib (help-first scheduling) is initialized with a single worker. This worker is having a deque of size N. You have to launch a forasync1D computation with loop\_domain\_t = {0, 2N, 1, 1}. Will there will be a deque overflow?
  - Yes if FORASYNC\_MODE\_FLAT
  - No if FORASYNC\_MODE\_RECURSIVE

Why?

# Parallelizing Matrix Multiplication

```
for (uint64_t i=0; i<N; i++) {
   for (uint64_t j=0; j<N; j++) {
      C[i][j] = 0;
   }
}
for (uint64_t i=0; i<N; i++) {
   for (uint64_t j=0; j<N; j++) {
      for (uint64_t k=0; k<N; k++) {
         C[i][j] += A[i][k] * B[k][j];
      }
   }
}</pre>
```

- Sequential matrix multiplication (NxN)
  - How to parallelize using forasync?

# Parallelizing Matrix Multiplication

```
loop_domain_t loop[2] = { {0, N, 1, tile}, {0, N, 1, tile} };
forasync2D (loop, [=] (int i, int j) {
    C[i][j] = 0;
}, FORASYNC_MODE_RECURSIVE);
Data Race !!
forasync2D (loop, [=] (int i, int j) {
    for (uint64_t k=0; k<N; k++) {
        C[i][j] += A[i][k] * B[k][j];
    }
</pre>
```

```
}, FORASYNC_MODE_RECURSIVE);
```

- Parallel matrix multiplication (NxN)
  - forasync2D

# Code available on github: https://github.com/vivkumar/cse502/blob/master/hclib/test/lec11/

# Parallelizing Matrix Multiplication

```
loop_domain_t loop[2] = { {0, N, 1, tile}, {0, N, 1, tile} };
```

```
finish {[&]() {
   forasync2D (loop, [=] (int i, int j) {
        C[i][j] = 0;
   }, FORASYNC_MODE_RECURSIVE);
});
finish {[&]() {
```

```
finish ([&]() {
   forasync2D (loop, [=] (int i, int j) {
      for (uint64_t k=0; k<N; k++) {
         C[i][j] += A[i][k] * B[k][j];
      }
   }, FORASYNC_MODE_RECURSIVE);
});</pre>
```

- Parallel matrix multiplication (NxN)
  - forasync2D
    - High productivity achieved !

# Today's Class

- Loop level parallelism
- False sharing

# Revisiting the ArraySum Program We Saw in Lecture 05 ...

# Sequential ArraySum

```
double array[SIZE]; // initialized with random numbers
void ArraySum() {
   double sum = 0;
   for (uint64_t i=0; i<SIZE; i++) {
      sum += array[i];
   }
}</pre>
```

# Parallel ArraySum Using async-finish

```
double array[SIZE]; // initialized with random numbers
```

```
void ArraySum() {
  double sum[num_workers()]; // zero initialized
  uint64_t chunkSize = SIZE / num_workers();
  finish {
    for (int worker=0; worker<num_workers(); worker++) {</pre>
      async {
        uint64 t start = worker * chunkSize;
        uint64 t end = start + chunkSize;
        for (uint64 t i=start; i<end; i++) {</pre>
          sum[worker] += array[i];
        }
      }
  double result = 0;
  for (int worker=0; worker<num_workers(); worker++)</pre>
    result += sum[worker];
}
```

# **Speedup Analysis**



Speedup of parallel ArraySum over its sequential implementation on a 12 core Intel E5-2667 processor

© Vivek Kumar

# Parallel ArraySum Using async-finish (with a different approach)

```
double array[SIZE]; // initialized with random numbers
```

```
void ArraySum() {
  double sum[num_worker()]; // zero initialized
  uint64_t chunkSize = SIZE / num_workers();
  finish {
    for (int worker=0; worker<num_workers(); worker++) {</pre>
      async {
        uint64 t start = worker * chunkSize;
        uint64 t end = start + chunkSize;
        double my local sum = 0;
        for (uint64_t i=start; i<end; i++) {</pre>
          my_local_sum += array[i];
        sum[worker] = my_local_sum;
  double result = 0;
  for (int worker=0; worker<num_workers(); worker++)</pre>
    result += sum[worker];
                                © Vivek Kumar
```

# **Speedup Analysis**



Speedup of two different implementations of parallel ArraySum over its sequential implementation on a 12 core Intel E5-2667 processor



Source: https://youtu.be/NJ46OXN45eU



# Definition of Coherence



Dividing a memory location's lifetime into hypothetical epochs, where

- Every epoch has a either a single writer or multiple readers (write serialization: ex: if P3 observes u having value 1 and then 2, then no processor can observe u having value 2 before 1).
- The value of the memory location propagates from the end of one epoch to the beginning of the next epoch
   (value propagation: the new value eventually gets to other cores. P3. writes 7 to u. This value is propagated to next epochs, where P1 and P2 reads u to find its updated value as 7).

A cache coherence protocol maintains these two invariants.

### (The granularity of coherence is a cache line size.)

Source: http://classes.engineering.wustl.edu/cse539/web/lectures/mem\_coherence\_snoop.pdf

# Hardware Cache Coherence

- Basic idea
  - Processor/cache broadcasts its write/update to a memory location to all other processors
  - Other caches that that memory address either update or invalidates its local copy



# False Sharing







False sharing occurs when threads on different processors modify variables that reside on the same cache line. This stall the CPU, invalidates the cache line, and forces a memory update to maintain cache coherency

# **Avoiding False Sharing**



double array[SIZE]; // initialized with random numbers

Using local variables in parallel region

```
void ArraySum() {
    double sum[num_workers() * CACHE_LINE_SIZE]; //zero initialized
    uint64_t chunkSize = SIZE / num_workers();
    finish {
```

double array[SIZE]; // initialized with random numbers

Padding the array

# Next Class

• Task affinity with HPTs

# Acknowledgements

- Several of the slides used in this course are borrowed from the following online course materials:
  - Course COMP322, Prof. Vivek Sarkar, Rice University
  - Course COMP 422, Prof. John Mellor-Crummey, Rice University
  - Course CSE539S, Prof. I-Ting Angelina Lee, Washington University in St. Louis
- Contents are also borrowed from following sources:
  - "Introduction to Parallel Computing" by Ananth Grama, Anshul Gupta, George Karypis, and Vipin Kumar. Addison Wesley, 2003
  - <u>https://computing.llnl.gov/tutorials/parallel\_comp/</u>
  - <u>https://images.google.com/</u>