

Lecture 16: Introduction to GPU Computing

Vivek Kumar



Computer Science and Engineering

IIIT Delhi

vivekk@iiitd.ac.in

Last Lecture (Recap)

- SIMD vector extensions
 - Special registers at each core that support instructions to operate upon vectors values
- Limitations
 - Loop size should be countable at runtime
 - Loop iterations should not have different control flow
 - Loop iterations should be independent
 - Loop should only use basic math functions
 - Only a single arithmetic type operation
 - Should not have non-contiguous memory accesses
 - Unsupported data-dependencies
 - Read-After-Write: $A[i] = A[i-1] + 1$
 - Write-After-Write: $A[i\%2] = B[i] + C[i]$
 - Supported data-dependencies
 - Write-After-Write: $A[i-1] = A[i] + 1$
 - Read-After-Read: $A[i] = B[i\%2] + C[i]$




```
#include "vectorclass.h"
int A[1024], B[1024], C[1024];
void sum() {
    Vec8i Av;
    for (int i=0; i<1024; i+=8) {
        Vec8i Bv = Vec8i().load(B+i);
        Vec8i Cv = Vec8i().load(C+i);
        Av = Bv + Cv;
        Av.store(A+i);
    }
}
```

Today's Class

- ➔ ● GPU architecture
- GPU programming


This lecture will give you a high-level overview of GPU architecture and a platform-neutral high-level library-based programming model for writing GPU programs that can compile with standard C++ compilers

Multicore CPUs with SIMD Support



- Multicore processors are latency oriented!
 - How?
- Modern multicore processors have sophisticated cores to support general purpose computing
 - High core frequency for low latency operations
 - Large cache and prefetcher unit for improving memory access latency
 - Dynamically decide future memory accesses based on current access pattern to reduce CPU stalls
 - Superscalar capabilities allowing it to use Instruction Level Parallelism (ILP)
- They also support data parallel execution
 - Each physical core has bunch of ALUs and wide vector registers for SIMD operations


CPU Stalls in SIMD Execution



How to reduce these stalls?


Instructions being executed require very few cycles than the cycles required for fetching memory, thereby leading to CPU stalls

Using SMT for Hiding Stalls




- **Two-way SMT** at each multicore (Simultaneous Multithreading)
 - Each SMT core has its own PC register, thereby allowing each core to simultaneously execute a completely different execution stream
 - Each SMT core has its own set of vector registers
 - Each SMT core pair share ALUs
 - Each SMT core pair can execute different set of SIMD operations (as they don't share PC register)

CPU Stalls in SIMD Execution



- Using SMT for hiding stalls
 - Thread-1 on Core-1 and Thread-3 on Core-2 completes the first iteration, and then stalls for memory fetch
 - Thread-2 on Core-1 and Thread-4 on Core-2 memory fetch has completed, hence they start their first iteration while Thread-1 and Thread-3 are blocked for memory fetch
 - **Key idea here is to increase the number of hardware threads for hiding CPU stalls**

How to Further Optimize SIMD Execution?




- Increase the number of hardware threads supported on each core
 - CPU stalls are significantly reduced
 - Improves the performance as the hardware schedule the threads instead of the OS
- Improve the memory bandwidth
 - As large chunks of memory addresses are being fetched from DRAM due to large number of threads
- But, won't these enhancements increase the complexity and cost of the multicore processor?

How to Design a Processor for SIMD?

- If we only have to run SIMD applications on a processor, then how to cut down the complexity of the processor?
 - Reduce core frequency and increase the number of cores
 - Support large number of hardware threads at each core
 - Requires a large amount of data, but stalls are hidden due to large number of threads
 - Cores have smaller cache
 - Large number of threads per core would operate on large amount of data, thereby requiring frequent DRAM accesses
 - Increase the number of ALUs per core and the width of SIMD registers
 - Group of threads could share a single PC register
 - Single Instruction Multiple Thread (**SIMT**)
 - Shared instruction cache
 - Support high bandwidth data transfer

This is the design of a throughput oriented processor or a GPU

Mechanical Equivalent of a GPU



Slide credit: <https://web.engr.oregonstate.edu/~mjb/cs575/Handouts/gpu101.1pp.pdf>

Intel GPU Architecture



- Execution Unit (EU) is the smallest building block (same as a core in the CPU)
 - Operates at MHz level instead of GHz
 - Each EU supports 7-way SMT
 - Supports one 8-wide SIMD operation
- Each slice contains 6 subslice
 - 16 EUs at each subslice
 - Total FP32 SIMD operations per slice per cycle are $7 \times 8 \times 16 \times 6 (=5376)$
- Intel supports multiple slices in GPU

Intel's Iris® Xe single Slice

Source: <https://www.intel.com/content/www/us/en/develop/documentation/oneapi-gpu-optimization-guide/top/xe-arch.html>

NVIDIA GPU Architecture



Pascal GP100 single SM (Streaming Multiprocessor)

- CUDA-core is the smallest building block (akin to EU in Intel)
 - Operates at 1126 MHz
 - Each CUDA-core can process 32 data elements (FP 32) simultaneously (**warps**). Similar to 32-wide vector operation
 - Warp has a common PC (SIMT)
- Each SM (akin to subslice in Intel) has 32x2 CUDA-cores
 - An SM can operate on 64 warps, i.e., each SM can process 32x64 FP32 data elements simultaneously
- GP100 has 56 SMs per GPU
 - Total FP32 that can be processed simultaneously are 32x64x56

Today's Class

- GPU architecture
-  ● GPU programming


GPU Programming Template

1. Setup inputs on the host CPU
2. Allocate memory on the host CPU
3. Allocate memory on the GPU
4. Copy inputs from the host to GPU
5. Start GPU kernel
6. Copy output from the GPU to host

GPU Programming Model

- Vendor supported programming model
 - CUDA on NVIDIA GPUs
 - oneAPI on Intel GPUs
 - Provides high performance
 - Cannot compile with standard compilers (lacks portability)
- OpenCL is vendor neutral
 - Does not require any special compiler or compiler extensions
 - Works with standard C/C++ compiler
 - Provides direct access to underlying hardware (CPU, GPU, FPGA)
 - High portability
 - Same program can run on multiple device types
 - Although, performance may not be optimal without device specific tuning
 - Requires some serious effort for writing OpenCL programs


OpenCL Platform Model



- One host is connected to one or more OpenCL compute devices
 - Compute device is a processor (e.g., multicore processor or GPU)
- Each compute device is composed of one or more compute units (a.k.a. work groups)
 - Compute unit is analogous to a “core” in multicore processor, or SIMD vector register in CPU, or CUDA-core in a GPU
- Each compute unit is divided into one or more processing elements (a.k.a. work items)
 - Processing element is analogous to an thread that execute code as SIMD

OpenCL Memory Model

- **Private Memory**
 - Per work-item
- **Local Memory**
 - Shared within a workgroup
- **Global/Constant Memory**
 - Visible to all workgroups
- **Host Memory**
 - On the CPU




Memory management is Explicit

You must move data from host -> global -> local ... *and* back

OpenCL Execution Model

- **OpenCL application runs on a host which submits work to the compute devices**
 - **Context:** The environment within which work-items executes ... includes devices and their memories and command queues
 - **Program:** Collection of kernels and other functions (Analogous to a dynamic library)
 - **Kernel:** the code for a work item.
Basically a C function
 - **Work item:** the basic unit of work on an OpenCL device
- **Applications queue kernel execution**
 - Executed in-order or out-of-order




Allows independent kernels to execute simultaneously whenever possible, and thus keeps the GPU fully utilized

Executing OpenCL Programs

1. Query host for OpenCL devices
2. Create a context to associate OpenCL devices
3. Create programs for execution on one or more associated devices
4. Select kernels to execute from the programs
5. Create memory objects accessible from the host and/or the device
6. Copy memory data to the device as needed
7. Provide kernels to command queue for execution
8. Copy results from the device to the host

Similar to GPU programming template listed in Slide #13



OpenCL Kernel Example

```
void vector_addition(float* A, float* B,  
                    float* C, int size) {  
    for (int i=0; i<size; i++) {  
        C[i] = A[i] + B[i];  
    }  
}
```

Using C/C++ in traditional way



```
__kernel void vector_addition(__global float* A, __global float* B,  
                             __global float* C) {  
    int i = get_global_id(0);  
    C[i] = A[i] + B[i];  
}
```

Using OpenCL data parallel loop

- Vector addition using OpenCL

- The complete OpenCL program to compute vector addition could span to around 143 lines of **low-level code** as compared to the few lines of **simple code** in the traditional C/C++ program
 - See: <https://www.olcf.ornl.gov/tutorials/opencl-vector-addition/>
 - **Low productivity!**

Boost.Compute for GPU Computing

- A header-only C++ library for GPU computing
 - Easy to use GPU programming APIs → High Productivity!
 - Provides a thin C++ wrapper over OpenCL APIs
 - Works with standard C++ compilers
 - Provides several ready-to-use optimized kernel implementations (e.g., `binary_search`, `reduce`, `sort_by_key`, etc.)
- Supports varieties of GPUs (Intel, NVIDIA, and AMD), as well as CPUs
- Caches OpenCL programs
 - Each OpenCL program (kernel) requires compilation and incurs overheads
 - Boost.compute stores frequently used kernels in a global cache
 - Reduces overheads by avoiding multiple compilation for the same kernel
- May not match the performance of natively supported GPU programming model (e.g., CUDA on a NVIDIA GPU) without tuning

Vector Addition using Boost.Compute

- Demo of the program available in the course GitHub repository
 - <https://github.com/hipec/cse513/blob/main/lec16/tests/vecadd.cpp>

Reading Materials

- OpenCL

- <https://sites.google.com/site/csc8820/opengl-basics/opengl-concepts#TOC-Kernel-and-compute-kernel>
- https://www.khronos.org/assets/uploads/developers/library/2012-pan-pacific-road-show-June/OpenCL-Details-Taiwan_June-2012.pdf

- Boost.Compute

- https://www.boost.org/doc/libs/1_80_0/libs/compute/doc/html/index.html#boost_compute.introduction

Next Lecture

- Heterogeneous parallel programming
- Quiz-3 on Nov 11th
 - Syllabus: Lectures 15-17